FEC RS (198,194) core is compliant with standard Universal Serial Bus 4 Specification and standard VESA Display Port version 1.4/2.0 Specification. Through its compatibility, it provides a simple interface to a wide range of low-cost devices. FEC RS (198,194) IIP is proven in FPGA environment. The host interface of the FEC RS (198,194) can be simple interface or can be AHB, AHB-Lite, APB, AXI, AXI-Lite, Tilelink, OCP, VCI, Avalon, PLB, Wishbone or custom buses.
FEC RS (198,194) IIP IIP is supported natively in Verilog and VHDL
Note: Only mails from offical mail ID will be processed
Request Datasheet Request Evaluation