H265 Decoder core is compliant with standard ISO/IEC 23008-2/ITU-T H.265 specification. Through its compatibility, it provides a simple interface to a wide range of low-cost devices.H265 Decoder is proven in FPGA environment. The host interface of the H265 can be simple interface or can be AHB, AHB-Lite, APB, AXI, AXI-Lite, Tilelink, OCP, VCI, Avalon, PLB, Wishbone or custom buses.
H265 DECODER IIP IIP is supported natively in Verilog and VHDL
Note: Only mails from offical mail ID will be processed
Request Datasheet Request Evaluation