SAE J1850 interface provides full support for the SENT SAE J1850 synchronous serial interface, compatible with SAE J1850-2015 standard. Through its SAE J1850 compatibility, it provides a simple interface to a wide range of low-cost devices. SAE J1850 IIP is proven in FPGA environment.The host interface of the SAE J1850 can be simple interface or can be AMBA APB, AMBA AHB, AMBA AHB-Lite, AMBA AXI, AMBA AXI-Lite, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.
SAE J1850 IIP IIP is supported natively in Verilog and VHDL
Note: Only mails from offical mail ID will be processed
Request Datasheet Request Evaluation