VP8 Decoder core is compliant with VP-8 standard specification. Through its compatibility, it provides a simple interface to a wide range of low-cost devices.VP8 Decoder is proven in FPGA environment. The host interface of the VP8 can be simple interface or can be AHB, AHB-Lite, APB, AXI, AXI-Lite, Tilelink, OCP, VCI, Avalon, PLB, Wishbone or custom buses.
VP8 DECODER IIP IIP is supported natively in Verilog and VHDL
Note: Only mails from offical mail ID will be processed
Request Datasheet Request Evaluation