IEC 7816 Slave

  • Home
  • IEC 7816 Slave

IEC7816 Slave interface provides full support for the IEC7816 (SmartCard) synchronous serial interface, compatible with ISO/IEC7816-3 specification. Through its IEC7816 compatibility, it provides a simple interface to a wide range of low-cost devices. IEC7816 Slave IIP is proven in FPGA environment. The host interface of the IEC7816 can be simple interface or can be AMBA APB, AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Wishbone or Custom protocol.

IEC7816 SLAVE IIP is supported natively in Verilog and VHDL

Note: Only mails from offical mail ID will be processed

Request Datasheet Request Evaluation
  • Supports ISO/IEC7816-3 Specificationn
  • Full IEC7816-3 Slave functionality
  • Supports all functions for complete smart card sessions, including
    • Card activation and deactivation
    • Cold/warm reset
    • Answer to Reset (ATR) response reception
    • Data transfers to and from the card
  • Supports adjustable clock rate and bit (baud) rate.
  • Supports configurable automatic byte repetition.
  • Supports commonly used communication protocols
    • T=0 for asynchronous half-duplex character transmission, and
    • T=1 for asynchronous half-duplex block transmission
  • Fully synthesizable
  • Static synchronous design
  • Positive edge clocking and no internal tri-states
  • Scan test ready
  • Simple interface allows easy connection to microprocessor/microcontroller devices
  • Single Site license option is provided to companies designing in a single site.
  • Multi Sites license option is provided to companies designing in multiple sites.
  • Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
  • Unlimited Designs, license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.

SmartDV's IEC7816 Slave IP contains following.

  • The IEC7816 Slave interface is available in Source and netlist products.
  • The Source product is delivered in plain text verilog or VHDL or SystemC source code
  • Integration testbench and tests
  • Scripts for simulation and synthesis with support for common EDA tools
  • Documentation contains User's Guide and Release notes.