LIN Controller

  • Home
  • LIN Controller

LIN interface provides full support for the LIN synchronous serial interface, compatible with LIN 2.2A specification. Through its LIN compatibility, it provides a simple interface to a wide range of low-cost devices. LIN IIP is proven in FPGA environment. The host interface of the LIN can be simple interface or can be AMBA APB, AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Wishbone or Custom protocol.

LIN IIP is supported natively in Verilog and VHDLL

Note: Only mails from offical mail ID will be processed

Request Datasheet Request Evaluation
  • Supports 2.2A LIN Specification
  • Full LIN transmit and receive functionalityn
  • Supports configurable master or slave functionality
  • Supports all frame typess
    • Unconditional frames
    • Event-triggered frames
    • Sporadic frames
    • Diagnostic frames
  • Supports programmable data rate between 1 kbps and 20 kbps
  • Supports programmable clock frequency up to 10 MHz
  • Supports 8-bit host controller interface
  • Supports half speed
  • Supports cluster wake up and go to sleep command
  • Supports LIN status management
  • Self-synchronization in slave nodes without quartz or ceramic resonators
  • Low cost single-wire implementation
  • Fully synthesizable
  • Static synchronous design
  • Positive edge clocking and no internal tri-states
  • Scan test ready
  • Simple interface allows easy connection to microprocessor/microcontroller devices
    • Single Site license option is provided to companies designing in a single site.
    • Multi Sites license option is provided to companies designing in multiple sites.
    • Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
    • Unlimited Designs, license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.

    SmartDV's LIN IP contains following.

    • The LIN interface is available in Source and netlist products.
    • The Source product is delivered in plain text verilog or VHDL or SystemC source code
    • Integration testbench and tests
    • Scripts for simulation and synthesis with support for common EDA tools
    • Documentation contains User's Guide and Release notes.