PCI MASTER SLAVE IIP

  • Home
  • PCI MASTER SLAVE IIP

PCI MASTER SLAVE interface provides full support for the PCI MASTER SLAVE synchronous serial interface, compatible with PCI 2.0 specification. Through its PCI MASTER SLAVE compatibility, it provides a simple interface to a wide range of low-cost devices. PCI MASTER SLAVE IIP is proven in FPGA environment. The host interface of the PCI MASTER SLAVE can be simple interface or can be AMBA APB, AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Wishbone or Custom protocol.

PCI MASTER SLAVE IIP is supported natively in Verilog and VHDL

Note: Only mails from offical mail ID will be processed

Request Datasheet Request Evaluation
  • Implemented in Unencrypted Verilog, VHDL and SystemC
  • Supports PCI version 2.0 specification
  • Supports 32-bit address and data
  • Supports arbiter which is 100% PCI specification compliant
  • Supports all types of error detection
  • Provides parity on both data and address and allows implementation of robust client platforms
  • Full multi-master capability allowing any PCI master peer-to-peer access to any PCI master/target
  • Synchronous bus with operation up to 66 MHz
  • Forward and backward compatibility with PCI 66 MHz
  • Customization and integration service is available
  • Fully synthesizable/li>
  • Static synchronous design
  • Positive edge clocking and no internal tri-states
  • Simple interface allows easy connection to microprocessor/microcontroller devices
  • Single Site license option is provided to companies designing in a single site.
  • Multi Sites license option is provided to companies designing in multiple sites.
  • Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
  • Unlimited Designs, license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.

SmartDV's PCI MASTER SLAVE IP contains following

  • The PCI MASTER SLAVE interface is available in Source and netlist products.
  • The Source product is delivered in plain text verilog or VHDL or SystemC source code
  • Integration testbench and tests
  • Scripts for simulation and synthesis with support for common EDA tools
  • Documentation contains User's Guide and Release notes.